

## EDUCATION

---

<b>Carnegie Mellon University</b>	Pittsburgh, USA	09/2023-present
<i>PhD student, Computer Science Department of School of Computer Science</i>		
Advisor: Phillip B. Gibbons and Heather Miller		
<b>Peking University</b>	Beijing, China	09/2019–06/2023
<i>Undergraduate student, School of Electronic Engineering and Computer Science</i>		
<ul style="list-style-type: none"><li>Major in Computer Science (Turning Class),</li><li>Graduated Summa Cum Laude</li></ul>		

## PUBLICATION

(\*Equal Contribution)

- Size Zheng, [Siyuan Chen](#), Siyuan Gao, Liancheng Jia, Guangyu Sun, Runsheng Wang, Yun Liang. “TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based Analysis.” 2023 56th IEEE/ACM International Symposium on Microarchitecture (MICRO). IEEE, 2023.
- [Siyuan Chen](#), Pratik Fegade, Tianqi Chen, Phillip B. Gibbons, Todd C. Mowry. “ED-Batch: Efficient Automatic Batching of Dynamic Deep Neural Networks via Finite State Machine.” International Conference on Machine Learning (ICML). PMLR, 2023.
- Size Zheng, [Siyuan Chen](#), Yun Liang. “COMB: Memory and Computation Coordinated Mapping of DNNs onto Complex Heterogeneous SoC.”, in the proceedings of the Design Automation Conference (DAC-60), July 2023.
- Size Zheng\*, [Siyuan Chen](#)\*, Pedi Song, Renze Chen, Xiuhong Li, Shengen Yan, Dahua Lin, Jingwen Leng, Yun Liang. “Chimera: An Analytical Optimizing Framework for Effective Compute-intensive Operators Fusion”, in Proceedings of the 29th international symposium on High Performance Computer Architecture (HPCA-29), February 2023.

## RESEARCH

Interest: Machine Learning System at Edge, Large Language Model, Algorithm design

### **TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based Analysis** 3/2023-7/2023

*Undergraduate Dissertation, Supervised by Prof. Eric Liang, Depart. of EECS, Peking University*

- Observed that though with good empirical performance, fusion dataflow for tensor programs is hard to design and compare
- Formulate and automate the design process of fusion dataflow into three stages: Mem-tree design, Tile-tree design, and Loop-tree design.
- Developed a cycle-level simulator to quantize fusion dataflow designs supporting customized software and hardware description.
- Compare and analyze different dataflow designs on different hardware configurations. Design a new fusion dataflow out-performs SOTA dataflow by 1.3x.
- Awarded the top-10 thesis in School of EECS at Peking University.
- Accepted to MICRO23’ as co-author.

### **Optimizations for Dynamic Batching algorithm for Dynamic Neural Networks** 07/2022-01/2023

*Individual Research, Supervised by Prof. Phillip B. Gibbons, Todd Mowry and Tianqi Chen, Depart. of EECS, CMU*

- Observed current technique to exploit batched parallelism for dynamic neural networks is suboptimal.
- Propose FSM-based dynamic batching to find better batching choice. Automate the FSM discovery by RL-based searching algorithm;
- Extended a data structure PQ-Tree to reduce the memory copy by better memory layout;
- Achieved up to 2.4x end2end speedup for DAG-based dynamic neural networks on CPU and GPU compared to state-of-the-art dynamic frameworks, cut down kernel launches by 30~50%, cut down memory transfer amount by 40~50%;
- Accepted to ICML23’ as first author.

### **Mapping Heterogeneous Neural Networks onto Heterogeneous SoC** 10/2022-11/2022

*Cooperated Research, Supervised by Prof. Eric Liang, Depart. of EECS, Peking University*

- Observed current mapping framework does not consider the time sharing within one accelerator and treats communication between accelerators equally.
- Proposed a mapping framework to map heterogeneous neural network onto heterogeneous SoC that considers both DNN operators’ time sharing, resource sharing, and SoC’s heterogeneity in computation and communication.
- Designed and implemented a genetic algorithm to explore the combinational search space.
- Achieved 1.3~1.5x overall latency gain compared to state-of-the-art mappers.
- Accepted to DAC’23 as co-author.

### **Analytical Model on Kernel Fusion for Compute-Intensive Operator Chains in DNN on CPU and GPU** 10/2021-6/2022

*Cooperated Research, Supervised by Prof. Eric Liang, Depart. of EECS, Peking University*

- Observed that compute intensive operators (GEMM CONV) become memory intensive in DNN workloads.

- Applied aggressive kernel fusion to compute intensive operator chains for better locality and characterize the design space by an analytical model.
- Designed a constant complexity algorithm to solve for the best loop transformation configuration for fused kernels.
- Implemented an auto-scheduler based on TVM and achieve 1.5~2x speedup on CPU compared to vendor libraries and state-of-the-art tensor compilers.
- Accepted to HPCA' 23 as the common first author.